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Abstract 
Large-scale A T M switch is crit ical for A T M technology. Recently, a quasi-static 
rout ing scheme has been proposed by Lee and Lam [34] which uses predetermined 
periodical connection pattern in the central stage of 3-stage Clos network to 
assign the required bandwidth f rom each input module to output module. I t 
has been shown to be able to handle mult i rate and mult imedia traffic effectively 
in the Clos network. 
In this thesis, we modify the scheme proposed by the above authors and fix 
the frame size to be one. Using the wavelength division mult iplexing technology, 
we propose a new scheme using passive star couplers in the middle stage to assign 
the internal v i r tual paths between the input modules and output modules. Based 
on the concept of effective bandwidth, the QoS of connections on the v i r tua l 
path level can be guaranteed, while the cell level QoS can be controlled at each 
individual input and output modules. 
The W D M technique has been extensively studied for optical cross-connects 
and broadcast-and-select networks, but some technological challenges are faced 
when we use W D M technique for large scale A T M switches, the tuning speed 
and tuning range of the optical components are crit ical ones. Compare to the 
most current large scale A T M switches using optical star couplers as the core or 
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middle stage in Clos network, the W D M system used in our proposed scheme is 
operated at path level, but not cell level, which has low requirements on tuning 
speed of tunable transmitters or receivers. 
Shared buffer memory switch has lower total memory needed and the flexi-
b i l i ty of the memory management schemes. I t can reach 100% throughput due 
to the separate logical queuing at the central memory. We use the shared buffer 
memory switches for example in our switch model to i l lustrate the local rout ing 
control under our W D M cross-path switching scheme. 
For different sets of switch parameters, the tradeoffs between the switch 
complexity and the performance (mainly the call-blocking rate at the v i r tua l 
path level) are evaluated. A t last, two multicasting schemes are proposed and 
their performances are compared under different fanout distributions. 
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摘要 
异步傳輸模式 ( A T M )技術的其中一個關鍵是大規模 A T M 交 
換機 .最近 1 6 6和 1 &工 [ 3 4 ]提出了一種半固定的選路方案 ,這種方案 
在三級 0 0 8网絡的中間級使用預定的周期性的連接模式來分配一 
從任一輸入模塊到輸出模塊之間所需的帶寬 .這種方案已被顯示 
能有效的在 0 0 8网絡中處理多速率和多媒体的業務 . 
在這篇論文里，我們修改了上述作者提出的交換方案并固 
定幀的大小爲 l .利用波分复用 ( W D M )技術 ,我們提出了一種新的 
交換方案 .它使用通過式的星形鍋合器作爲中間級來分配從輸入 
模塊到輸出模塊之間的虛通路 .基於有效帶寬 6 ^槪念 ,各個連接 
在虛通路上的業務質量 ( 0 0幻可以被保証，而各信元的 0 0 3可以在 
各個輸入輸出模塊里被控制 . 
W D M 技術已被廣泛的硏究以用來實現光的交叉連接 ,廣播 
和選擇网絡等 .但用 W D M 技術來實現大規模 A T M 交換時將面對 
一些技術上的困難，其中關鍵的問題是光器件的調波速度和范 
圍 .和現今大多數使用光星形鍋合器來作爲核心或是 0 0 5网絡的 
中間級的大規模A T M交換機相比較，在我們提出的交換方案中， 
W D M 系統的操作是基於虛通路而不是基於信元的，所以對可調 
波發射器或接收器的調波速度只有很低的要求 -
共享記億體交換機有較低的記億體需求和靈活的記億體 
管理方案 .因爲在記億體內分開的邏輯排隊 ,它可以達到 1 0 0 1。的 
吞吐量 .我們以共享記億體交換機爲例來說明 ^ ^ 0厘交叉路徑交 
換方案下局部的路由 . 
對 于 不 同 的 交 換 機 參 1 我 們 評 估 了 交 換 機 的 复 雜 度 和 性 
能（主要是虛通路上的呼叫阻塞率 ) .最後我們提出兩種點到多點 
通信方案 ,并在几種不同 f a n o u t分布下比較了它們的性能 . 
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1.1 Background and Motivation 
Computer and communication applications are on the rise w i th a variety of ser-
vices, such as the World Wide Web, video conferencing, video on demand, and 
high-definition television (HDTV) , which all require tremendous amounts of 
capacity and resources for high-quality transmissions. Several types of high-
speed/high-bandwidth networks exist. Among them, asynchronous transfer 
mode (ATM) technology is proving to be one of the better technical and com-
mercial solutions, and appears to be able to satisfy this increased demand for 
heterogeneous communications and dramatically increased bandwidth. Emerg-
ing high-speed networks are expected to integrate a wide variety of applications 
w i th different traffic characteristics and quality of service (QoS) requirements. 
The traffics can be categorized by their QoS requirements briefly as follows: 
1. the sources have low cell delay requirements and low cell loss ratio, like 
interactive video. 
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2. those are delay-sensitive but can tolerate a moderate cell loss, l ike tele-
phone. 
3. applications are not delay-sensitive but ask for accurate transfer, l ike in-
teractive data and network computing. 
4. the remaining sources which have very low delay requirement l ike file trans-
fer. 
W i t h so many different characteristic and various data communications, mul-
t i rate, higher bandwidth needed, i t is a huge challenge for broadband network 
to integrate all these traffics. 
Circui t switch using either t ime division switching or space division switch-
ing or the combination of two to setup an "c i rcui t " between the end user and 
its destination. The delay is determined by the propagation delay on the trans-
mission l inks and the processing t ime in the switches, which in theory is f ixed 
and very small. The circuit switch is very inflexible, since the t ime slots giv ing 
to a specific connection is fixed, and the bandwidth is also f ixed to be 64Kbps 
or its t imes. 
Packet switch is wi ld ly used in the computer networks. The packets entering 
the switch compete for switch resources (memory and processing t ime) equally 
(or w i t h very l im i ted pr ior i ty control). Packet switch is very efficient for low 
speed data transfer, but QoS of indiv idual traffics w i l l be diff icult to guarantee. 
The Asynchronous Transfer Mode ( A T M ) uses relatively small f ixed length 
(53 bytes) cells, and i t is operated in a connection-oriented mode. A T M does not 
only allow mult iplexed traffic for achieving high ut i l izat ion of network resources, 
but also can promise satisfactory diverse QoS guarantee. When a call setup 
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request arrives to network node ( A T M switch), the QoS parameters w i l l be 
negotiated by the call and the network node and w i l l be guaranteed in the 
fur ther transmission. (See appendix A for varies service categories and QoS 
parameters for A T M traffics). 
One way to achieve the QoS guarantee is to reserve a certain amount of 
network resources to certain connections. Effective bandwidth of a connection 
(or a set of connections) is the sufficient bandwidth needed to guarantee the QoS 
requirements of each connection. The concept of effective bandwidth is proved 
to be adequate and has been extensively studied. There are many approaches, 
like using Markovian on/of f model [3] (see appendix A.1.1), using fluid flow 
model for leaky bucket regulated traffics [18] (see appendix A.1.2), using large-
deviations asymptot ic analysis [25], [27]. The Gaussian model's approach is a 
simple l)ut useful method [22] (see Appendix A.2.1). 
The three-stage Clos network has been extensively studied as a framework for 
large-scale A T M switches. Most of them are output buffered switches [41, 45], 
as shown in ihe figure 1.1. 
Th(、r(:、are inai i i ly two different schemes. One is dynamic rout ing [14, 9]. The 
(irst stage (list-ribuies arr iving cells across all switches in the middle stage to 
l)alaiK,r thc load. T'lic secoiul and the th i rd stages route cells to the output , using 
an output port numl)(T iiisei1cd in the cell header by the input port processor. 
Oii(、issu(、with clyiiainic routing is that cells can gct out of order as they pas‘s 
t hrough th(、s>-sleni. This requires iho addit ion of a re-seciuciiciiig buff(T to each 
output j)ort processor, to restore the correct cell ordering, which wi l l introduce 
sonic aclcled delay, inci(^asing thc in in i inuin lalcMicy of the sws1ein. Anot.lier 
schcMiic is to use static routing [-11. 13. :KJ]. In static routing nr lworks. all cclls 
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Figure 1.1: Three stage output buffered switch 
in a given v i r tua l circuit are constrained to follow the same path f rom the first 
stage to the th i rd stage. When a new v i r tua l circuit is to be added f rom some 
input port to some output port of a static rout ing network, the control processor 
managing the switching system must f ind some path through the network w i t h 
sufficient unused bandwidth on each of its l inks to accommodate the new v i r tua l 
c ircui t . For a three stage Clos network w i t h module size n, m i n i m u m allowed 
v i r tua l circuit bandwidth b and max imum allowed v i r tua l circuit bandwidth 
B, the number of central modules needed to avoid call blocking satisfies the 
fol lowing inequali ty 
n — L0 
m > 2 max — + 1 
h<u<B m a x { l — 6J, 0} 
Tl i is number w i l l go very large w i t h larger B or smaller b. For example, 
w i t h module size n=32, max imum v i r tua l circuit bandwidth B 二 0.3 l ink speed, 
t l ie number of central modules goes to three times of module size [41]. V i r t ua l 
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circui t blocking analyses for this class of systems can be found in [44, 37, 38 
Path switching is a quasi-static rout ing scheme. I t uses a predetermined 
periodical connection pat tern in the middle stage, which provides the "v i r tua l 
paths" between any pair of input and output modules. I t is a compromise 
of the static scheme and the dynamic scheme, and since the rout ing at the 
central module is predetermined, the complexity of central modules can be much 
simplif ied. 
The basic concepts of path switch is to provide the sufficient bandwid th 
(v i r tua l paths) between the input and output modules to guarantee the QoS 
of ind iv idual connections, based on the concept of effective bandwidth. For 
a three stage Clos network, by considering the input and output modules as 
nodes, then the connection pat tern in the middle stage of the Clos network can 
be represented by the edge-coloring of a b ipart i te graph as i l lustrated in Figure 
1.2 [34. 
i E _ 
^ - ^ • ^ ^ : : - : — : ^ ^ ! ^ ^ ^ - ^ ^ • ^ ^ • " ^ ^ 
Equivalent Bipartite Graph 3-stage Clos Network 
Figure 1.2: Correspondence between middle-stage connection pat tern in a Clos 
network and edge-coloring of a regular bipart i te graph 
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The number of paths l ink ing the left side node i and r ight side node j denotes 
the number of cells which can be transfered f rom the input module i to the 
output module j at one t ime slot, which is realized by the connection pat tern in 
the central module of the corresponding 3-stage Clos network. 
I n circuit switch, a "c i rcui t " is setup either by t ime division or by space 
division and reserved exclusively for that connection dur ing the whole call sus-
ta in ing t ime. In dynamic rout ing, the rout ing for every cell w i l l be calculated 
independently, i.e. connection pat tern w i l l be calculated slot by slot, w i thout 
using the informat ion of the characteristics of each v i r tua l circuits we know at 
the call setup t ime. We using f ini te number of different connection patterns in 
the middle stage repeatedly, as a compromise of above two extreme schemes. 
Let A i j is the traff ic loading mat r ix , where the entries Xij is the to ta l traff ic 
f rom the input module i to the output module j . Then for any given A i j , i f 
T>iAij < n < m, and EjA^-j < n < m, we can always find a f ini te number f of 
regular b ipar t i te mult igraphs such that 
T^{.eiJt) , , 、 
" 广 ^ > 〜， （1.1) 
where 6i j { t ) is the number of edges f rom input module i to output module j 
of the corresponding bipart i te mul t igraph in the t - t h t ime slot. 
The process consists of two steps, the capacity allocation and the route as-
signment. The capacity allocation is to find the capacities Ci j < Xij by opti-
miz ing some objective funct ion subject to T>iCij = ^jCij — m. The choice of 
objective funct ion depends on which traffic characteristic is emphasized, l ike cell 
delay or buffer overflow probabil i ty. Next we choose a large enough integer f 
such that C i j f is an integer for all i, j . the new capacity mat r i x f C i j represents 
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a regular b ipar t i te graph w i th degree fm, i t can be edge colored by fm difFer-
ent colors. Assume a G {0 ,1 , • •. , fm — 1} is the color assignment of one edge 
connecting input module i and output module j . Div ided i t by f , we have 
a = r • f + t 
where r G {0 ,1 ’ • •. , m — 1} and t G {0 ,1 , . •. , f — 1}. We know that for 
any a, the pair (r , t) is unique determined and conversely, any pair ( r , t) cor-
responding the unique a G {0 ,1 , . • • , fm — 1}. In other words, there is a one 
to one corresponds for color assignment a and any pair (r , t). We can then use 
pair (r , t) to represent a color assignment, which we can interpret as the central 
module r in the t ime slot t. Therefore, we have edge-colorings w i t h degree m 
for f regular b ipart i te graphs. This process is called the time-space interleaving 
34 . 
^ ~ ~ ^ F ; : ; : ] 0 
< ^ ( ^ ^ c=^；> --一：: 1 
/ 1 . 5 1 0.5 \ / 3 2 1 \ • ^ ^ ^ ^ ^ B ^ 
1 1 1 ^ = i > 2 2 2 < \ 
\ 0 - 5 1 1-5 / \ 1 2 3 / = = e _ 。 
Capacity Matrix C , [^ , ^ ^ ^ " ^ \ Slot2 
frame size f = 2 ^ — — ^ c ^ ' \ ： ： ： ： : 1 
^ ^ ^ E^ 
II 嚙 : X 2 
Corresponding Routing pattern 
Bipartite graphs in central modules 
Figure 1.3: I l lustrat ion of path scheduling for cross-path switch 
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The capacity requirement 1.1 can be satisfied i f the system provides connec-
tions repeatedly according to the coloring of these f b ipar t i te mult igraphs, and 
these finite amount of rout ing informat ion can be stored in the local memory of 
each input module to avoid the slot-by-slot computat ion of route assignments. 
Wavelength division mul t ip lex ing ( W D M ) technique has been extensively 
studied for opt ical cross-connects [8, 12, 20]. I t can provide a simple cross-
connect structure to implement a broadband cross-connect system. Some tech-
nological challenges are faced when we use W D M technique for large-scale A T M 
switches [10, 26, 12], the tuning speed and tuning range of the opt ical compo-
nents are cr i t ical ones. In the cross-path switching introduced above, a predeter-
mined cross-connect pat tern between the first and th i rd stage of a Clos network 
is needed for a large-scale A T M switch. Since the connection pat tern is changed 
slot by slot, this requires high tun ing speed of optical components for a high 
speed A T M switch (OC3 l ink speed yields 2.7//5 for a cell t ime slot). 
By f ix ing the frame size to be 1 at the above path scheduling scheme, the 
connection pat tern need not to be changed every t ime slot, and the same connec-
t ion pat tern remains unchanged unt i l the call setup t ime and the traff ic loading 
is changed significantly. These properties make i t suitable to be implemented 
by the wavelength division mult ip lexing technology. 
1.2 Organization of the thesis 
In this thesis, we w i l l propose a new switch model which uses shared bufFer 
memory switches as input and output modules and use passive star couplers 
interconnecting them to provide the necessary capacities of v i r tua l paths between 
8 
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them. The remaining content of this paper is organized as follows. 
Chapter 2 gives the principles of W D M cross-path scheduling, call setup con-
dit ions and path rearrangement after the traff ic characteristic has been changed 
signif icantly and the old v i r tua l path assignment can not accommodate the to ta l 
traff ic anymore. A t last of chapter 2, A B R flow control is brief ly discussed for 
efficient access the spare v i r tua l path capacities. 
I n chapter 3, we introduced the model of star-couplers, other large-scale 
A T M switches using W D M systems are briefly discussed. Then two possible 
implementat ions using star-couplers for our switch model are proposed and the 
corresponding tun ing tables at the transmitters or receivers are given. 
I n chapter 4, the pros and cons of the shared buffer memory switches are 
discussed, for which we have chosen as our input and output module switches. 
The local routings at the input and output modules are also discussed. 
Chapter 5 introduced two mult icast ing schemes for W D M cross-path switch-
ing. Cell manipulat ion at the input and output modules are also discussed 
for two mult icast ing schemes respectively. A n d we found that path level call 
blocking is possible for mult icast ing connections. 
I n chapter 6, we did some performance evaluations for our switch model. 
F i rst , the central stage switch complexity is compared for different pair of n / k 
in our switch model. Then we introduced the speedup at the central W D M 
system and different speed up factor are compared. A t last, we compared the 
two mult icast ing schemes w i th different effective bandwidths of calls, fanout 
distr ibutions and under different loading rates. 
Chapter 7 is a discussion of the proposed switch model and its operation 
w i t h the switch parameters we have chosen at the chapter 6. Chapter 8 w i l l 
9 
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give conclusions. A n Appendix is given for varies QoS requirements for A T M 
service categories and the calculations of effective bandwidths using different 
traff ic models. 
10 
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Chapter 2 
Principles of W D M Cross-Path 
Switch 
2.1 Principles of path scheduling 
As shown in the figure 2.1, is a three-stage Clos network model. The first stage 
consists k input modules, each has n inlets and m outlets, the middle stage is 
m central modules size k by k, the last stage is composed of k output modules, 
each has m inlets and n outlets. The total size of the switch is N by N, where 
N 二 n X k. In a three-stage Clos network, each input and output module has one 
and only one l ink to each central module, and the number of possible different 
paths between each pair of input and output module is the number of central 
modules connecting them. 
The three-stage Clos network has been extensively studied as a suitable 
model for large scale A T M switches [43, 41, 45]. The main concern is how 
11 
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d ^ " ^ 0 V ^ ^ 
nxm ^v / / \ \ y / ； mxn 
激 口 紹 
nxm ‘ \ / / \ \ / mxn 
MM 
(K) \ - - Z (K) 
( m ) 
Figure 2.1: A three-stage Clos network model 
to assign central modules for each pair of input and output modules, i n other 
words, the inter-connection pattern. For input module i and output module j, 
let Xij be the effective bandwidth of the aggregate traffic between them (traff ic 
arr iv ing at input module i and destined to output module j). We call ma t r i x 
A 二�\ij�k>a the traffic loading mat r ix of the switch [34], then the main problem 
is how to assign the capacity to each v i r tua l path between pair of input output 
modules. 
Before we deduce the requirements and conditions on the traff ic loading 
mat r i x A, we define a ^ be the effective bandwidth of aggregate traff ic arr iv ing 
at inlet u and destined to outlet v. Let the l ink capacity be 1，then we have the 
fol lowing l ink capacity constraints: 
1. input l ink capacity constraints: 
^ u a u v < i y O < v < N - l ; (2.1) 
12 
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2. output l ink capacity constraints: 
S " a - < 1,V0 < u < N — 1. (2.2) 
Since the total traffic leaving f rom each input module can not exceed n, and 
similarly, the total traffic coming to each output module w i l l be at most n, here 
we consider the unicast connections only, then we have the following 
1. input module capacity constraints: 
E^-(A,j) < n,VO < i < k - 1; (2.3) 
2. output module capacity constraints: 
E , ( A , - , ) < n , V O < j < A ; - l ; (2.4) 
I f we fix the frame size [34] to be 1, for any traffic Xij, we need「Aijl paths 
to transmit them from input module i to output module j. We call the matr ix 
P w i th entries Pij —「A‘jl the v i r tual path assignment matr ix . Since each 
Aij] < Xij + 1, after round up, we need 
TijPij = Tij�Aij] < n + k — 1 
vi r tual paths leaving from any input module i. A t the same t ime, we need 
^iPij = ^i�A‘j1 < n + k — 1 
vir tual paths going to each output module j. Let m = n + k — 1, then the v i r tual 
paths connecting input and output modules can be represented by a bipart i te 
13 
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graph w i t h the degree at each vertex less than or equal to m. Using edge coloring 
of regular b ipar t i te graph, we can always color al l required paths using m or less 
colors [34]. Let c 0 , c i , " . c ^ _ i be m different colors (central modules). Then we 
get the connection mat r i x C, w i t h each entry C{j associated w i t h the colors used 
to color the paths between input module i and output module j. 
Output Modules 
Oi O2 0. Ok_i 




、 \ / 
Figure 2.2: The connection mat r i x 
As shown in figure 2.2, the connection mat r i x is size k by k, the entry at the 
i - t h row and j - t h column is the central modules connecting the input module i 
and the output m o d u l e j , there are three such central modules C1,C2, C4 as shown 
in the figure. That also means the v i r tua l path between the input module i and 
output module j has tota l capacity 3. 
The number m = n + k — 1 can be further reduced i f we allow a small call 
blocking rate, as we w i l l discuss later. 
14 
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2.2 Call setup and path rearrangement 
Based on the calculation of effective bandwidth of each v i r tua l path \ i j , we 
conclude that the path level QoS can be guaranteed by providing the effective 
bandwidth to each v i r tua l path (see Appendix A) . As for cell level QoS require-
ments, since the cell queuing and buffer overflow only happens at the input and 
output modules respectively, the cell level QoS wi l l be controlled by each in-
volved input and output modules and many call admission schemes [19, 7, 40 
and service schemes [39, 42] can be adopted. On path level, the fol lowing ca-
pacity constraints should be satisfied before a set of calls can be setup: 
1. i npu t /ou tpu t l ink capacity constraint: the bandwidth required to accom-
modate the aggregate traffic on each input and each output l ink cannot 
exceed the l ink capacity 2.1 and 2.2. 
2. V i r t ua l path capacity constraint : the tota l v i r tua l paths needed to in-
terconnect the input and output modules can not exceed the number of 
central modules m 
^ j P i j < m, V0 < i < k-l; 
— — (2.5) 
、E,P,, < m, V O < i < k - l . 
For switches accepting only unicast connections, assuming that the calls 
are not external blocked, i.e., the input /ou tpu t l ink capacity constraints are 
satisfied. By summing the total effective bandwidth of traffics leaving each 
input module, we have 
EjXij — ^uGli,v^uv < T^ 
15 
Chapter 2 Principles of WDM Cross-Path Switch 
for any input module / “ similarly, we have 
S^A^j = Tiu,veOjC>^uv < n 
for any output module Oj . Therefore, the calls w i l l not be internal blocked i f 
the number of central modules m = n + k — 1. For mul t icast ing case, these 
statements w i l l no longer be true, hence the internal call blocking is possible, 
which w i l l be discussed later. 
Now, when a new call arrives, assume its effective bandwidth is S, travels 
f rom input module I i to output module Oj . The input and output l ink capacity 
constraints are first checked to ensure i t is acceptable (this can be done distr ibu-
t ively at each input and output module). The new effective bandwidth of the 
aggregate traff ic f rom the Ii to Oj, X'-, should be recalculated to accommodate 
the new call. Then the v i r tua l path capacity constraints 2.5 should be satis-
fied before the call can be setup. Otherwise, the connection is rejected. I f the 
connection is accepted, then there are two possibilities: if「A;、1 =「Aij~|, this 
means the current v i r tua l paths between input module i and output module 
j can accommodate the new call, hence, no path rearrangement is needed; i f 
A(jl 二「Atj] + 1, then a new path between input module i and output module 
j is required to be setup before accepting the new call. 
Let P' = {P'ij) be the new path assignment mat r i x after the new call arrived. 
Then either i t is not changed or one new path should be setup. On later case, 
we know i t is just a path rearrangement problem in the three-stage Clos net-
work for circuit switching, where module size m (since E,P,^ < m) , number of 
i npu t /ou tpu t modules k. W i t h number of central modules m, we know that i t is 
rearrangeblly non-blocking. Suppose one new path need to be setup between the 
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input module i to the output module j, then the standard path rearrangement 
a lgor i thm in circuit switching can be used to setup the new path, as i l lust rated 
in the figure 2.3. That is: f irst, find a pair of central modules that do not occur 
in the z-th row and j-th column of our connection mat r i x respectively, say, ci 
and C2. Then replace Ci w i t h c2, and search for c2 in z-th row, and place i t w i t h 
Ci, then search for ci in that column and so on. A t last, the rearrangement chain 
w i l l stop and we f ind a set of rearrangements needed. 
Output Modules 
Oi O2 0. Ok_i 
： ； I 。 i ^ ^ I \ 
Input 
Modules i 
1丨 i 。2一。1 
〇1—。2 
： \ l、、、— J / 
Figure 2.3: Searching process for path rearrangement 
2.3 A B R control 
Available B i t Rate (ABR) is a service category for which the transfer charac-
teristics provided by the network may change subsequent to connection estab-
l ishment. The A B R service does not require bounding the delay or the delay 
variat ion experienced by a given connection. On the establishment of an A B R 
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connection, the end-system shall specify to the network both a m a x i m u m and 
the m i n i m u m usable bandwidth, which are called as peak cell rate (PCR) , and 
the m i n i m u m cell rate (MCR) , respectively. The M C R may be specified as zero. 
The bandwid th available f rom the network may vary, but shall not become less 
than MCR。 
A flow control mechanism is specified [4] for A B R traffics. The feedback of the 
changing of the network traff ic characteristics is conveyed to the source through 
the forward and backward Resource Management Cells (RM-cells). Through 
RM-cells, the network nodes w i l l fa i r ly in form the end-system of A B R connec-
tions about the congestion and to increase by a certain amount of cell rate, called 
rate increase factor (R IF) or to decrease by a certain amount of cell rate, called 
rate decrease factor (RDF) , which are agreed by the end-system and the network 
node at the call setup t ime. The goal of the flow control for A B R traffics is to 
provide rapid access to unused network bandwidth at up to PCR, whenever the 
network bandwidth is available. 
In our switch model, since M C R of the A B R traffic has to be guaranteed by 
the switch, i t should be accommodated in the tota l traff ic on the corresponding 
v i r tua l path. Whi le the spare capacities Sij for v i r tua l path f rom input module 
i to output module j satisfies 
‘ 
T:jSi. < m — E.-A ,^- V0 < i < k — 1; 
< ‘” - - (2.6) 
T^iSij < 771 — T>iXij^ V0 < j < k — 1. 
Whi le the control system of the switch should find a mat r i x S 二（¾-) satisfies 
2.6 to fair ly distr ibute the spare v i r tua l path capacities to the A B R traffics 
between any pair of input output modules, w i th consideration of their M B R , 
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current cell rate, PCR, and rate increase factor and rate decrease factor. These 
w i l l be left for fur ther study. 
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Star coupler and W D M path 
scheduling 
3.1 Star coupler and other W D M ATM switches 
In our switch model, we use star couplers as the central modules to interconnect 
input modules and output modules and provide the necessary v i r tual paths 
between them. 
~ a - ^ ~ ^ < f ~ > ^ ^ ^ ^ : ^ ~ ^ 
- ^ ^ — s ^ _ ^ — — ^ = r ^ 
^ ^ c L ^ ^ ^ V ^ > ^ ^ ^ ^ ^ ^ f c ^ 
Unique Wavelength Tunable Receivers 
Lasers Star Coupler 
Figure 3.1: Star coupler 
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As shown in figure 3.1, the passive star-coupler is a broadcast-and-select 
network. In this network, all inputs (w i th different wavelength) are combined 
in a star coupler and broadcast to al l outputs. There are some different ways to 
setup the interconnections. 
1. Tunable input lasers and fixed wavelength receivers. A connection is setup 
by tun ing the input laser to the wavelength of the receiver i t is destined 
to. This is basically a space-division switch in funct ion. Outpu t port 
contention exists for this network, so that a contention resolution scheme 
should be provided when operating. 
2. F ixed wavelength input lasers and tunable receivers. By tun ing the re-
ceivers to the wavelength of the input channel i t want to receive, inter-
connections can be setup. This network supports mult icast ing since more 
than one output receivers can be tuned to receive one input signal at the 
same t ime. 
3. Bo th the transmitters and receivers are made tunable. The number of 
wavelength needed to setup the interconnection pat tern can be reduced in 
this network i f not all N inputs are destined to different one of N outputs 
respectively, but a more complex algor i thm needed to use this property. 
W D M technique and star-couplers have been extensively studied for optical 
cross-connects and broadcast-and-select networks [8, 20, 17]. Star-couplers are 
also used in some packet switch models [2, 33], where tunable lasers or tunable 
receivers are necessary for setting up specific inter-connection patterns. There 
are also many large scale A T M switch models using star-couplers as core or 
21 
Chapter 3 Star coupler and WDM pafJi schtduliu(] 
interconnecting [10, 12, 26]. Some technological challenges are faced when we 
use W D M technique for large scale A T M switches, the tun ing speed and tun ing 
range of the opt ical components are cr i t ical ones. OC3, for example, has one cell 
t ime about 2.7//s. fast tun ing times of lasers, on the order of a few nanoseconds 
having been measured, but the tuning range is l im i ted to lOnm or so [13]. On 
the other hand, wide tuning range is available but the tun ing speed is on the 
order of microseconds, which makes i t not possible to t ransmit high speed l inks 
on the cell level. 
3.2 Two schemes of implementation 
Our switch model requires m k by k star couplers. Corresponding to the connec-
t ion mat r i x C we got at chapter 2, there are two possible implementations using 
star couplers: tunable laser at input modules and fixed wavelength receivers at 
output modules or conversely, f ixed wavelength t ransmit ter at input modules 
and tunable receiver at output modules. For the first scheme, the receivers at 
the output module j is fixed at \ j and the transmitters at the input module i 
is tuned according to the zth row of the connection matr ix . 
As shown is the figure 3.2 and 3.3, the entry at the z-th row and j-th column 
at the connection mat r ix is the central modules through which the v i r tua l path 
should be setup between the input module i and the output module j. Hence, 
the receivers at the output module j connected to those star couplers should be 
tuned to the wavelength A“ which is the wavelength used for output signals in 
all the transmitters at the input module i. Such that an optical path between 
tliese pair of input output modules could be setup. For example, the entry 
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Central Output Modules Wavelength Tunable Receivers 
Modules Oo Oi 0) 0^., Tuned to Ro R, R^ R „ . 
1。 ^ 
Ii ^ 一 — 
Input Output 
Modules |\ Modules 
Ii CrC2,C4 I 1/ Oj X. X. 
I.-1 0.. 
Connection Matrix _ . ^ ^, 丄 ^ 且 ^ „ 
T u n i n g Tab le at O u t p u t Rece ive rs 
Size: kxk Un ique W a v e l e n g t h Inpu t Lase rs 
Figure 3.2: Connection mat r i x and the corresponding tun ing table of receivers 
Cij = {c1,c2, c4} in the connection mat r ix C, then the receivers Ri, R2, R4 should 
be tuned to Xi as in the tuning table at the output module Oj. 
On the other hand, we can also fix the all transmitters at the input module 
i to Ai, and tune the receivers at the output module j according to the jth. 
column of the connection mat r ix to setup the needed internal connection paths, 
see figure 3.4 and 3.5. 
As shown in the figures, the entry at the z-th row and j-th. column in the 
connection mat r i x Cij —: {c1,c2, C4} same as in the above example. Thus the 
tunable transmitters T i , T2, T4 at the input module I i should be tuned to Aj , 
which is the fixed wavelength used at the receivers at the output module Oj. 
As shown in the last chapter, our path assignment scheme is to provide 
an integer number of sufficient v i r tua l paths between any pair of input and 
output modules and the connection pattern should be renewed only when a 
path rearrangement is needed, which only happens at the call setup t ime, and 
the traffic characteristic is changed significantly. That means the tuning (either 
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Figure 3.3: Unique wavelength lasers and tunable receivers 
at the receivers in the output modules or the transmitters in the input modules) 
only happens at the call setup t ime, hence the magnitude of microsecond of 
tuning speed of these optical components wi l l just satisfy the operation of our 
switch. 
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Tunable Transmitters 
Central Output Modules Wavelength 
Modules Oo 0 , 0. 0^ , Tuned to T。 T, j ^ Tm-i 
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Connection Matrix 
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Size: kxk Unique Wavelength Output Receivers 
Figure 3.4: Connection mat r ix and the corresponding tuning table of t ransmit-
ters 
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Figure 3.5: Tunable lasers and unique wavelength receivers 
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input/output modules and local 
routing 
4.1 Shared bufFer memory switch 
We use shared buffer memory switch as the input module in our switch model. 
Figure 4.1 illustrates the basic structure of a shared bufFer memory switch. I t 
consists of a single memory shared and accessed by all input and output links 
and managed by a central controller. In every t ime slot, the cells arriving on 
all input links are converted from serial to parallel form, and wr i t ten sequen-
t ial ly to a dual port Random Access Memory. The cells inside the memory are 
logically organized as separate queues, one for each output l ink (some imple-
mentations maintain four logical queues, CBR and r t -VBR, n r t -VBR, A B R and 
UBR respectively, for each output port to satisfy different QoS requirements, or 
furthermore one logical queue per each vir tual connection). Outgoing cells are 
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de-mult iplexed at the same t ime slot, f rom the logical queues in the memory. A n 
output stream of cells is formed by retr ieving cells sequentially according to the 
output l inks (some service schema, e.g., round-robin, or pr ior i ty control should 
be used when there are more than one logical queues for one output port to 
provide QoS), and is de-mult iplexed to the outputs and converted f rom parallel 
to serial form. 
Controller 
n input l inks moutput 
links 
— ^ ^ ^ ^ — 
WRITE READ 
MUX • logical queues 一 owiux 
一 / ^ ^ \ — 
Figure 4.1: Shared buffer memory switch 
The shared memory in the switch is controlled by a central controller. Each 
logical queue of cells is pointed by a chain of address pointers, as shown in figure 
4.2. The chain is ended by a pointer to an empty cell, which w i l l be the address 
to wr i te the next input cell of this logical queue. When the first cell in the 
logical queue is read out to its output l ink according to the service scheme, The 
start ing address of this logical queue wi l l be moved to the address of the next 
cell of this queue. The shared buffer memory w i l l largely decrease the memory 
needed for buffering cells in switches [30 . 
CNET's Prelude switch [16] was one of the earliest prototypes of this tech-
nique. Hitachi 's shared buffer switch [30, 29] has been frequently referred to as 
an example of this class of switches in the l i terature. 
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Figure 4.2: Buffer management in a shared memory switch 
Compare to the space-division switch, the shared buffer memory switch has 
the privilege of reducing the tota l memory needed to buffer the cells and the 
f lex ib i l i ty of the memory management schemes. Various service schemes (Round-
Robin, Deficit Round-Robin [42], Generalized Processor Sharing (GPS) [39]) can 
also be f lexibly chosen to guarantee the QoS of indiv idual connections. Since 
cells destined to different output port are read out sequentially. No contention 
w i l l occur at the output ports, the switch can reach 100% throughput. 
The main restr ict ion faced by the shared buffer memory switch is the speed 
of the fast memory access. Since n cells should be wr i t ten to the shared buffer 
and m cells should be read out to their outlets in one slot t ime, which requires 
n + m t ime speed up then the external l ink speed. One way to increase the 
switch size is to use parallel memory access technology. For 32x32 switch w i t h 
l ink speed OC3, i f we use 32-bit parallel memory access, that requires 6.4ns for 
one wr i te and one read access. I f we use 64-bit parallel memory access, the same 
memory access speed w i l l be needed for a 64x64 0C3 shared memory switch. 
I f we go to extreme, to read and wri te the whole cell in parallel, then 128x128 
w i t h 0C3 can be achieved by memory access t ime around 11ns [12'. 
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4.2 local routing at input/output modules 
Due to the path connecting the input and output modules in our switch model 
are " v i r t ua l " , the actual physical path w i l l change fol lowing the change of the 
path assignment mat r i x and the connection mat r ix . That means even cells 
belonging to the same logical queue in the input module may be routed to dif-
ferent output l inks, hence different central modules f rom t ime to t ime. Queuing 
at the central module rather than at indiv idual output port make i t suitable for 
dynamical ly rout ing cells to different links. A t the same t ime, flexible service 
schemes can be adopted for a shared buffer memory switch to guarantee the QoS 
of each v i r tua l circuit . Therefore, we choose the shared buffer memory switch 
to implement the input modules in our switch model. 
The whole switch architecture of the shared buffer memory switch [30] can be 
adopted except that the control scheme of the switch should be a l i t t le modif ied 
to make i t be used in our A T M path switch model. We take the input module 
i as an example to show the control scheme. Cells are read f rom input ports 
and queued in the logical queues according to their V P I / V C I as same as usual 
shared buffer memory switches. Then, according to the local rout ing table which 
is given by the zth row of the connection matr ix , cells are wr i te to output l inks 
Co, c i , . . . Cm-i w i th one cells per l ink. As show in fig 4.3, since the ( z , j ) - t h entry 
of the connection matr ix is the central modules C2, C3, C5, which means the 
output links C2,C3,C5 at the input module i are connected to output module j , 
then at most 3 cells can be write to the output links C2,C3,C5 and t ransmit ted 
to output module j . Hence, 3 cells are chosen from the logical queues which 
a.i,e destined to the output module j according to the specific service scheme 
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adopted, empty cells can be added if all these queues are empty. 
LQs destined to 
Central OutputModules output modules 0 . 
M 。 ， _ ^ 3 _ _ _ ^ ^ ^ ^ LG| 7 力 
;i / -^ c; 
2 LG|丨I丨I丨丨\ 二 》 
Input \ 5 
Modules [N,, / \ 
Ii Ca.C3,Ce I I ,〉 X I 
L ^ m ： / 
^ ~ ^ READ 
lk LG| I I I I I — c 
m 
to 
Connection Matrix Buffer Space in central 
Size:kxk i r^putmodule l , modules 
LG: logical queues 
Figure 4.3: Connection matr ix and local routing at the input modules 
Since there are possibility more than one vir tual path interconnecting one 
specific pair of input output modules, i t is possible for more than one cells 
be transferred to the output module simultaneously. In other words, the out 
of sequence problem may occur. There are some different ways to avoid this 
problem. One way is to keep the sequence at both the transmitt ing and receiving. 
That means, if we sent out cells at the input modules from the first output l ink 
to the last output l ink and four cells sequentially per l ink, and receive at the 
output modules by the same order, that is, from the first input l ink to the last 
input l ink and keep the sequence of four cells per link. 
Another way is by restricting reading more than one cells from each vir tual 
queue at one time slot. Out of sequence can be avoided if we follow the two 
rules: 
1. The integrated effective bandwidth of each virtual queue is no more than 
1 l ink capacity. 
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2. No more than one cell w i l l be read to the central star couplers f rom each 
v i r tua l queue at any one t ime slot. 
The rule 1 can be adopted since any call of the switch w i l l not have effective 
bandwid th larger than the l ink speed. And when the queue is not empty, one 
cell per t ime slot of service rate can handle the queue of effective bandwid th 
no more than one l ink speed. The rule 2 avoids more than one cell f rom one 
connection being transferred to the output module at one t ime slot. 
Another way is put no control and restr ict ion on the input modules, but do 
a re-sequencing at the output modules. Since there are at most m cells being 
transferred f rom any input module, the size of the bufFer at the output module 
to temporal ly contain the cells f rom each input module w i l l be sufficient to be 
m. A n d re-sequencing those m cells w i l l actually re-sequence the cells of each 
v i r tua l circuit . 
When a cell arrived to its destined output module, i t w i l l be further routed 
to its destined output port . Any k ind of switch w i l l work as output module in 
our switch model. We wi l l st i l l use shared buffer memory switch for its 100% 
throughput and flexible buffer management and service schemes. No out of 
sequence problem w i l l occur at this stage i f we st i l l use logical queuing at the 




5.1 Two multicasting schemes 
Mult icast ing is a function that new generation of A T M switches should provide 
for some applications such like video telephony, video on demand. Since the 
input and output modules of our switch model is implemented by shared bufFer 
memory switch, multicasting can be easily provided by wr i t ing the concerned cell 
several times each to one of its destined output links. The v i r tual paths between 
the input and output modules should also accordingly provide the necessary 
bandwidth for those connections. According to the places the replication is 
performed, there are two possible schemes: 
1. Scheme 1: Cells are replicated at both input and output modules. 
In this scheme, a multicasting cell is first replicated in the input module 
and routed to the output modules i t is destined to. The number of replica-
t ion is equal to the number of destined output modules. When each copy 
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Figure 5.1: Mul t icast ing schemes for W D M cross-path switch 
arrives to its output module, i t is further replicated to the output ports i t 
is destined to w i th in that output module. As shown in figure 5.1 (a). 
2. Scheme 2: Cells are replicated at the input modules only. 
In this scheme, the number of replication at the input module is equal 
to the tota l number of output ports i t is destined to. Each copy w i l l be 
routed to its output module through the v i r tua l paths and no repl icat ion 
needed at any output module. As shown in figure 5.1 (b). 
Due to the broadcasting property of the pass-through star-couplers, the in-
coming signal at the star-coupler can be received by more than one receiver at 
the output modules (tunable receivers shall be used). Thus the mult icast ing can 
also be implemented at the middle stage, as shown in figure 5.1 (c), but this 
scheme is useful only when one mult icasting connection is using large amount of 
bandwidth (close to the l ink speed) or there is a set of mult icast ing connections 
destined to the same set of output modules. I f not, the path scheduling w i l l be 
very complex and diff icult. We leave this possible scheme for further study (like 
add an extra path scheduling algori thm when the case really happens such that 
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using the broadcasting property of star-couplers at the central modules can save 
the internal v i r tua l path capacity tremendously). 
The rout ing at the input and output modules due to the two different mu l t i -
casting schemes are different. For scheme 1，the switch controller at each input 
module only needs to know which output modules the cells of a specific call are 
destined to. They w i l l be sent to those output modules for fur ther delivery. Due 
to the fur ther mul t ip l icat ion at the output modules, the input l ink, V P I , V C I 
of the cells shall be passed to the output modules rather than do any header 
translat ion, see table 5.1 as an i l lustrat ion. 
Input l ink V P I V C I 11 Output modules 
01011 — 3 ~ ^ ~ ~ 00110, 01001, 10011 
01001 _ 5 ~ ^ ~ ~ 00110, 01101 
Table 5.1: Output modules look up table at the input module for scheme 1 
The input module controller w i l l choose each logical queue for service ac-
cording to some service scheme. The cell tagged w i t h the input module number 
and the input l ink number to be routed to the output module. Therefore, the 
output module can recognize which VC i t belongs to. I t can then be further 
routed to its destined output links. 
As i l lustrated in the table 5.2, for an incoming cell, the output module con-
trol ler can look up the table according to its input module and input l ink which 
were tagged by the input module and the cell's V P I and VCI , find out which 
output links w i th that output module the cell is destined to and their new output 
V P I and VCI . 
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Input Input V P I V C I 11 Output Output Outpu t 
Module l ink L ink V P I V C I 
00101 ~~~01011 3 5 00110 4 4 
00111 3 2 
01000 3 3 
00101 ~~00100 5 5 OOMI 3 3 
00101 5 2 
• • • • • • • • • • • • 0 • • • • • 
Table 5.2: Rout ing table and head translat ion at the output module for scheme 
1 
Input V P I V C I II Output Output Output Output 
L ink Module L ink V P I V C I 
01011 3 5 00110 00110 4 4 
00110 00111 3 2 
00110 01000 3 3 
01001 ... ... •.. 
10011 ... … 。.. 
• • • • • • • • • • • • • • • • • • • • » 
Table 5.3: Rout ing table and head translation at the input module for scheme 2 
For mult icast ing scheme 2, the cells w i l l be replicated at the input module 
only. Hence i t is adequate to do all header translations at the input module. 
As shown in the table 5.1, the cells are replicated and tagged w i th output l ink, 
output V P I , output V C I and transferred to each destined output modules. The 
output module controller w i l l then further route each cell to its outlet according 
to its header, no rout ing table lookup or header translation is needed. 
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5.2 Call blocking 
From the two schemes, we can see that the v i r tua l paths needed to provide the 
interconnection of input and output modules for scheme 2 is more than scheme 
1, and they are both more than that for the case of unicast. Let us see the 
scenario of the call setup of a mult icast ing connection at scheme 1. When sucli 
a call arr ived at, say, input module i, w i t h effective bandwidth S. According to 
the output l inks its destined to, we f ind out the output modules its destined to, 
say, j i , j 2 , • • • ,jr. That means r of bandwidth S should be added to t l ie entries 
Azji, ^ij2, • • . , ^i jr of the traffic loading mat r i x A. 
Due to the replication at the input module, the input module capacity con-
straint 2.3 w i l l not be always hold. Hence t l ie success coloring of the corre-
sponding bipart i te graph wi l l not be guaranteed and therefore the internal call 
blocking at the v i r tua l path level may happen for mult icast ing connections. As-
sume the number of star couplers connecting input and output modules is m, 
then the v i r tua l path capacity constraints concerned by this new call is as follows 
‘ 
S j P{j ^ 777., 
< 
、 s . ^ < " ^ , V<s = l , 2 , . . . , r . 
For scheme 2, the scenario is a l i t t le different. For the output modules 
j i , j 2 , • . • , J r , we assume there are /1,/2,. . . , l r number of output links it is des-
tined to respectively. Then each entry 义,入‘ in the new traffic loading mat r i x 
should be recalculated to accommodate tliese /,5 times of new capacities for any 






From the discussion of unicast and multicast of W D M cross-path switch in the 
above chapters, we know that for the same switch size but different pair of n, k, 
the number of central star couplers needed to provide necessary internal v i r tua l 
paths, hence the complexity of the switch is varied. For multicasting switch, due 
to the duplication at the first stage module, the call blocking is unavoidable, so 
what is the sufficient number of central star couplers to make the call blocking 
rate acceptable small. Also, two different multicasting schemes wi l l introduce 
different switch complexity, we need to numerically compare these two schemes. 
First, let us fix the size of our switch in consideration as 1024x1024 w i th l ink 
speed OC3. Since the throughput of the input and output modules is 100% if 
we use the shared buffer memory switches, and the cell level loss and delay can 
be controlled by the specific service scheme in the individual input and output 
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modules, the main consideration of the performance of our switch model is the 
path level call blocking rate. 
6.2 Switch complexity 
I n simulat ion, the d ist r ibut ion of effective bandwidth of the calls, which w i l l 
arrive the switch node in a network, is too varies to define. Therefore, we f ix 
the effective bandwidth of each call to s impl i fy the simulation. The effects of 
different f ixed effective bandwidth w i l l be compared later in this chapter. We 
f ix the effective bandwidth of each call to be 0.25 l ink speed, which is about 
39Mbps for 0 C 3 l ink, which is large enough for varies connections (calls w i t h 
higher effective bandwidth w i l l suffer larger blocking rate, which is natura l and 
w i l l be shown later). 
We assume each call is randomly arrived to input l inks of our switch and 
equally l ikely destined to each output l ink. The loading rate of our switch is 
assumed to be 0.9. A t this stage, we consider unicast case only. For each pair 
of n, k, nxk = 8x128 = 16x64 = 32x32 = 64x16 = 128x8, according to the 
v i r tua l path capacity constraints 2.5, we get the smallest number of central star 
couplers m such that the path level call blocking rate is less than 10_^ [15], as 
shown in the table 6.1. 
For fixed switch size N = nk, larger n means a small value of k. From the 
table 6.1，we conclude w i th larger module size n, less the central stage complexity 
and smaller the expansion factor. In the other words, higher rat io of the to ta l 
throughput of the central star couplers to the tota l capacity of input and output 
modules can be achieved. I t is natural since if n go to extreme be equal to the 
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module size no. of modules no. of star couplers complexi ty expansion factor 
n k m m x k x 2 m|n 
8 — 128 32 8192 一 4 
16 — 64 48 — 6144 3 
32 ~ 32 50 ~ ~ 3200 1.6 
64 16 72 - 2304 1.125 
128 8 132 2112 1.03 
Table 6.1: Number of star couplers for different pair of n / k 
switch size N, then only one input module, no central modules needed, and the 
complexi ty of indiv idual input output modules are not considered in the table. 
A t the same t ime, the traffic stream on each v i r tua l path would be much 
smoother, result ing better statistical mul t ip lex ing gain. This is because the 
superposition of n point processes w i l l approach to a Poisson process for large n. 
Also, the capacity assignment and route assignment w i l l be simpler for a smaller 
value of k, since the path assignment mat r i x and path rearrangement a lgor i thm 
and rout ing tables are all k by k matrices. 
On the other hand, the larger n also introduces larger complexi ty of input and 
output modules. Whi le the l im i ta t ion of the size of each indiv idual switch is just 
the reason for us to consider the three-stage Clos network model. Part icular ly, 
for shared buffer memory switches, the l im i ta t ion of the current technology we 
discussed in chapter 4 gives us a reasonable switch size of 64 by 64 w i t h 0 C 3 
l ink speed. Therefore, we choose n=64 and hence k=16 for our switch model. 
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speed up factor no. of star couplers complexi ty expansion factor 
s m m X k x 2 m x s/n 
1 — 72 2304 1.125 
2 44 1408 1.375 
4 26 832 1.625 
8 16 512 2 
Table 6.2: Number of star couplers for different speed up factors 
6.3 Speed up 
The internal wavelength division mul t ip lex ing system usually operating at much 
higher speed than the external l ink speed (OC3 as we assumed). By speed up 
the internal l ink speed of the middle stage, we can reduce the number of central 
modules needed. Let the speed up factor be 5, then the v i r tua l path needed for 
the aggregate traff ic Xij becomes 
i ^ 二 「A2-_ /^s"|,V0 < z < k — 1,0 < j < k — L 
Since Pij < Xij/s + 1, by summing up according to all input modules and all 
output modules, we have 
E,P,, < n/s + k — 1, V0 < i < k — 1; 
— — — (6.1) 
^ ^iPzj < n/s + k - 1, V 0 < J < k - l . 
Hence the corresponding bipart i te graph has max imum vertex degree m = 
n/s + k — 1. 
For different speedup factors s = 1, 2,4, 8, we compared the number of central 
modules needed to keep the call blocking rate less than 10—4, using the same 
assumptions as in the last section for simulation. 
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As shown in the table 6.3, the number of central modules is reduced tremen-
dously w i t h higher speedup factor. On the other hand, due to the larger overhead 
when rounding up the v i r tua l paths, larger expansion factor is faced when speed-
ing up. The decision of which speedup factor shall be chosen largely depends 
on the technology available and the prices. We choose the speed up factor 4 
here, which w i l l give a reasonable usage, and reasonable number of to ta l opt ical 
components needed. 
6.4 Two multicasting schemes 
As we fixed the effective bandwidth for simulat ion of call blocking rate at the 
above sections, here we first compare the effect of different effective bandwidth 
to the performance of the switch model. Where we have chosen the input output 
module size n 二 64 and number of input output module k = 16 such that the 
tota l switch size is 1024 x 1024. The speed up factor is 4 for central W D M 
systems compared to the l ink speed OC3. The other simulat ion conditions are 
same. The loading rate is also set to 0.9. We choose the effective bandwidths are 
0.125, 0.25, 0.5, and 1 l ink speed, that is approximately 19,39, 78 and 155Mbps 
respectively. 
As shown in the figure 6.1, we can see that larger the effective bandwidth of 
the calls, larger the probabi l i ty of the call gett ing blocked at the v i r tua l path 
level, as we expected. 
In order to compare the performance of two mult icast ing schemes proposed 
in chapter 5, we consider three different fanout distributions: 
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Figure 6.1: Call blocking rate for different effective bandwidth 
1. Constant d ist r ibut ion 
Fr{V = Mj = 1 
Mean E\Y] — M, and variance Var[Y] = 0. 
2. Un i form distr ibut ion 
Suppose the requested fanout is uni formly distr ibuted f rom 1 to M. In 
other words, 
Pr{Y = y} = 1/M,1 < y < M. 
Thus E[Y] - ^ and Var[Y] = M ^ . 
3. Truncated geometric distr ibut ion 
{l — f 7 ) ^ y - i 
Pr{Y 二 y} = 1」 :； , 1 < y < M. (6.2) 
The mean is given by 
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则 = 丄 - " ^ . 
J 1 — q 1 — q M 
This d is t r ibut ion is often used in the l i terature for model ing the fanout 
distr ibut ions [32, 25]. By f ix ing M equal to the switch size N = 1024, the 
parameter q w i l l determine the mean fanout number E\Y]. We w i l l use 
this assumption when we use this fanout d is t r ibut ion in our simulat ion. 
Under the same switch parameters and assumptions for simulations in the 
above sections, w i t h speed up factor 4 we have chosen in section 3, we find the 
call blocking rates for different value of expansion factors. 
10。»;:i:_L::::::l:::::::::::」：：：：：：：：：：：l::::::::::::l::::::::::::l::::::::::::l::::::::::::l:::::::::::j 
、r:，:〒:s:；^^:。：： :：：；：： ：： ：；：： ：：；：： ：： p： 
? ^ 5 ~ ^ - - " ' ^ ® - 5 = © - : : … … ~ * ~ unicast 
^ ' ' ^ ^ ¾ ^ … … ^ ^ - 5 - i e --- . . ~ ^ Geodistr .• 
^ ^ ¾ ^ ; - ^ ' ~.、.._^ .〉<..、....: ： _ _ I ~ Const distr ... 
10—1- : . . . r ^ Y > ^ > ^ 。、.Cr.、.:.S.‘ ; ~ X ~ Uniformdistr .. 
:::::::;:::::::::::::::"H"^^i^^i"iiJj:;:::::n":y^:r^iij:NnNN Scheme 1 ；； 
X>v>^s^^ 、、C;-、、Q Scheme 2 
r \ ^ < . : 
, : : : X ^ . 
10'®l ^ 1 1 1 1 i I J 
16 18 20 22 24 26 28 30 32 
central modules 
Figure 6.2: Call blocking rate for different fanout distr ibutions in two multicas-
t ing schemes 
As shown in the figure 6.2, since the truncated geometric d ist r ibut ion has the 
largest variance, i t suffers the largest call blocking rate. The next large variance 
is the uni form distr ibut ion and the smallest one is the constant distr ibut ion, 
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which also corresponds to the order of the call blocking rate of these two dis-
t r ibut ions, as shown by the curves of the mult icast ing scheme 2. As for scheme 
1, due to the manipulat ion at the last stage, the loading to the central stage, 
which causes the call blocking on the path level, is reduced. Therefore the effect 
is not clear. 
A t last, we compare the two mult icast ing schemes for different mean fanout 
numbers. We use the truncated geometric d is t r ibut ion for i l lustrat ion. The four 
numbers for the parameter p in the dist r ibut ion 6.2 are 0, 0.5, 0.75 and 0.875. 
There are corresponding to the mean fanout number 1 (for unicast), 2, 4, and 8 
respectively. The other simulat ion assumptions are unchanged. 
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Figure 6.3: Call blocking rate vs. number of star couplers for two mult icast ing 
schemes w i th loading rate 0.9 
We did simulations under two loading rates 0.9 and 0.8. From the figure 6.3 
and 6.4, we can see that larger the mean fanout number, the larger call blocking 
rate approximately. I t is natural since the mult icasting call w i th larger number 
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of fanout w i l l has larger probabi l i ty that no enough v i r tua l paths connecting to 
any of its destined output module. The effect is clear for mul t icast ing scheme 2. 
As for mul t icast ing scheme 1, the effect is influenced by the cell repl icat ion at 
the output module. For small number of central stage, since the mul t icast ing at 
the last stage, the loading to the central stage is reduced, and the larger mean 
fanout number the reduction w i l l be larger, i.e., the loading to the central stage 
w i l l be smaller. Hence the call blocking on the v i r tua l paths are actual ly smaller 
for higher mean fanout number. When the number of central modules get larger, 
this effect is weakened compare to the higher probabi l i ty for connections w i t h 
larger fanout number. 
For any dist r ibut ion w i th different mean fanout number, we can see that the 
mult icast ing scheme 1 suffers less call-blocking rate than the scheme2, as we 
expected. A n d we f ind that for scheme 1, when m is 32, the call blocking rate 
for al l three fanout distr ibutions is less than 10"^, which is acceptable. 
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Figure 6,4: Call blocking rate vs. number of star couplers for two mult icast ing 
schemes w i t h loading rate 0.8 
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Switch Model and Operation 
The switch model we proposed is an 1024 x 1024 A T M switch w i th l ink speed 
OC3. As shown in the figure 7.1, the switch model is based on the three-stage 
Clos network w i th k = 16 input output modules and the size of each input 
output module is n = 64. The central stage is total m 二 32 star couplers each 
size 16 by 16. The W D M system is operating at four times of the l ink speed, 
that is 0C12. 
The control of switch is composed of path level and cell level. As described 
in the chapter 2, the effective bandwidth of the aggregate traffics f rom each pair 
of input output modules has been calculated and the number of v i r tual paths is 
decided. The connection pattern of the central modules is an edge coloring of the 
bipart i te graph. When the traffic characteristic has been changed significantly, 
the connection matr ix has been changed according to the path rearrangement 
algorithm. The cell level control is distributed to each individual input and 
output modules. 
We use the shared buffer memory switch as example for input and output 
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Figure 7.1: Proposed switch architecture 
modules to see how the switch works. Each input or output module has to ta l 
throughput of 19.9Gbps. The number of inlets, outlets n = 64 is not essential 
since all arr iv ing cells are mult iplexed and wri te to the central shared memory, 
and de-mult iplexed to output ports, the switch is inherently modularized. We 
can also take module size n = 16 w i th l ink speed O C l 2 , or any combinations 
w i th the same total throughput. Logical queues are maintained at the shared 
buffer memory according to the cell's V P I / V C I . Cells are wr i te out to the output 
links according to the rout ing table 4.3, which is changed fol lowing the change 
of the connection matr ix and v i r tua l path rearrangement. Due to the speed up 
factor 4, at most 4 cells can be wri te to each output l ink and be transferred 
t,o the star couplers at the optical transmitter. The cells are chosen f rom the 
logical queues at the central memory according to specific service scheme being 
adapted to guarantee the cell level QoS. 
The star couplers in the middle stage are used to provide the necessary 
number of paths to connect input modules and output modules. Either fixed 
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wavelength t ransmit ter at input modules and tunable receiver at output mod-
ules or conversely, tunable transmitters at input modules and fixed wavelength 
receivers at output modules can be used. A path is setup by tun ing the receiver 
or t ransmi t ter correspondingly to the specific wavelength, as shown in the tun ing 
tables 3.2 and 3.4 respectively. 
When a cell arrives its destined output module, i t can be fur ther routed to 
its destined output l inks. We w i l l s t i l l use the shared buffer memory switch as 
output modules for its 100% throughput and f lex ib i l i ty of choosing adequate 
service schemes for varies QoS requirements. 
Mul t icast ing is easy to implement in a shared buffer memory switch [30], two 
mult icast ing schemes are compared and we choose the scheme 1 for its lower call 
blocking rate. The rout ing table and header transfer for mul t icast ing at input 




In this thesis, we have proposed a switching scheme for large scale A T M 
switches which uses shared buffer memory switches as input and output mod-
ules and optical star couplers interconnecting them to provide the v i r tual paths 
between any pair of input and output modules. The capacities of the v i r tual 
paths are calculated by the effective bandwidth of the aggregate traffics between 
the corresponding pair of input and output modules. Hence the path level QoS 
is guaranteed. The control of the cell level QoS is at the individual input and 
output modules by adopting service schemes for the logical queues of v i r tual 
circuits. 
When we use the W D M technique for large scale A T M switches, some tech-
nological challenges are faced, the crit ical ones are the tuning speed and tuning 
range of the optical components. Compare to the most current large scale A T M 
switches using star couplers as the core or middle stage in Clos network, the 
W D M system used in our proposed scheme is operated at path level, but not 




Two mult icast ing schemes have also been studied. The rout ing at the input 
and output modules and the tun ing table for the W D M systems are also given. 
By simulat ing the call blocks at the path level, we found that scheme 1 suffers 
less call blocking rate. 
For a specific switch size 1024 x 1024 w i t h l ink speed 155Mbps, we have 
proposed a switch model which is composed of 16 64x32 shared bufFer memory 
switches as input modules, 16 32x64 shared bufFer memory switches as output 
modules, 32 16x16 passive star couplers and 512 optical t ransmit ters and re-
ceivers operating at 622Mbps, either the transmitters or the receivers are made 
tunable. The switch is non-blocking on path level for unicasting calls, and low 
call blocking rate (less than 10"^) for mult icasting. 
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Effective bandwidth and QoS 
guarantee 
A.1 ATM service categories and QoS parame-
ters 
As specified by A T M Forum [4], the QoS parameters used by the A T M service 
categories are: 
1. Peak-to-peak Cell Delay Variation (peak-to-peak CDV) 
2. Max imum Cell Transfer Delay (maxCTD) 
3. Cell Loss Ratio (CLR) 
The architecture of services provided by the A T M layer consists of the fol-
lowing five service categories: 
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C B R Constant B i t Rate 
specified QoS parameters: peak-to-peak CDV, m a x C T D , CLR. 
r t - V B R Real-Time Variable B i t Rate 
specified QoS parameters: peak-to-peak CDV, m a x C T D , CLR. 
n r t - V B R Non-Real-Time Variable B i t Rate 
specified QoS parameters: CLR. 
U B R Unspecified B i t Rate 
no QoS parameter is specified. 
A B R Available B i t Rate 
CLR can be specified for network specific. 
A.2 Effective bandwidth for single source 
The basis of call level capacity allocation is the QoS requirement at the cell 
level, where the QoS requirement of each k ind of service scheme is discussed at 
the above section. Those QoS parameters of each call are negotiated by the end 
user and the network nodes at the call setup t ime. The effective bandwidth of a 
call is the m in imum bandwidth required to satisfy the prerequisite QoS of each 
call. The most important two QoS parameters being discussed are the delay 
and the loss. The dela.y of a cell on its transmission path f rom the source to the 
destination is the sum of the propagation delay, which is fixed (for fixed rout ing) 
and the varying queuing delay. The delay constraint is defined statist ical ly at 
each switch node: 
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-log,^Pr{W>r)>SD (A .1 ) 
Where Pr{W > r } is the probabi l i ty of the cell wai t ing t ime exceeds a give 
delay bound r . 
On its way of transmission, a cell may be discarded at some switch node due 
to the l im i ted resources such as switch bandwidth or the buffer size. The cell 
loss probabi l i ty is also defined in a statistical way at each switch node: 
— logiQ_P7^{J^ > B\seenbyarrivals} > Si (A.2) 
where X is the random number of the queuing length and B is the required 
buffer size. Thus the required delay and loss probabi l i ty constraint can be sat-
isfied by the effective bandwidth fj, and the buffer size B. 
A.2.1 Markovian on/off source approach 
The calculation of the effective bandwidth of a single Markovian on/of f source 
is given in [3]. The arrival process of a Markovian on/of f source has two states: 
the source sends cells at a certain rate at the 'on' state and keeps idle at the 'ofF' 
state. The traff ic can be fu l ly characterized by the fol lowing three parameters 
3]: 
1. the mean arrival rate: m; 
2. the peak arrival rate: P; 
3. the average 'on' period Ton-
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I f t h e source arrives a queue w i t h constant service rate C, the queuing length 
d is t r ibut ion is 
Y Y l P ( f j , - m ) x 
Pr{X > x} = —e-"W^>-")(p-— (A.3) 
/^ 
where // is the service rate. 
The queuing length d ist r ibut ion w i t h condit ion seen by arrivals is 
P ( ^ - m ) x 
Pr{X > x\seenbyarrivals} — e"^^on(^-^X^-^) (A.4) 
Since the cell delay r and the queuing length x satisfies the equation x = fj,r^ 
the cell delay distr ibut ion is given by equation A.4 as follows 
Pr{W > r} = e'^on{p-7KP-rn) (A .5 ) 
Substitute the distr ibut ion A.5 to the delay constraint A.1, we can calculate 
the effective bandwidth 
r — m , r。，(fe + logioe)(P — m)2 
+ i V + T 。 . ( f c + l o g i o e ) ( P — m) (九… 
Similarly, the buffer size requirement can be calculated by the cell loss con-
straint A.2 and the equations A.4 and A.6, i t is given by 
Cr。n(i^  — (7)(P — m ) ( ^ + logioe) 
^ = P{C-m) (A") 
A.2.2 Leaky bucket regulated source 
Leaky bucket regulator [44] is a simple algori thm to regulate the cell rate of 
source traffics, i t has been chosen by the A T M Forum as the traffic shaper for 
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V B R sources. I t is characterized by the fol lowing three parameters: 
1. token generating rate r , 
2. token bufFer size B i , 
3. peak rate P. 
As shown in the fig A.1, the traffic source entering the leaky bucket bufFer, 
i t can departure the leaky bucket regulator only i f there is unused token in the 
token bufFer and the departure rate is l imi ted by the service rate P , that is the 
max imum cell rate the end-user can sent to the network. 
广——Token generator 
^ ‘ rate r 
Token Buffer 
Size B^ ^ Tokens 
\ = 
Incoming cells ^ ^ 
^ HCO ^ 
Regulated Traffic 
Buffer 
Figure A.1: Leaky bucket for traffic shaping 
I t has been shown [18] that the most bursty traffic after the leaky bucket 
regulator is the periodic on off traffic. For such a greedy source, the on period 
w i l l exhaust all tokens in the token buffer Bx in peak departure rate P. Then 
the source w i l l keep idle unt i l the token bufFer is fulf i l led again. As shown in the 
figure A.2. 
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K"Ton""H^  T,„ H^ Ton"H^  Tof H^ Ton"H ^ 
Figure A.2: Leaky bucket regulated periodic on off source 
Since P X Ton = Bx + r x Ton, we have 
rp — BT 
^ on — J^ 
F — r 
I n the "ofF' period, the source is idle un t i l the token buffer is fulf i l led. There-




When such a bursty traffic arrives a network node w i th service rate C, here 
we assume the capacity C is reserved exclusively to this source and all the 
remaining bandwidth not dedicated to the call at each node is exhausted by 
other calls during the whole durat ion of the call. This model gives the worst 
case bound and thus we use this relatively conservative model for calculating 
the required bandwidth. 
We assume C > r , the stabil i ty condition and the bufFer size is inf inite. We 
know that the queue length w i l l be bounded at this model and the delay can 
be controlled in a certain range. And further, i f a sufficient large service rate 
is given, the delay can be bounded to 丁 in the delay requirement A.1. In other 
words, the probabi l i ty 6^ w i l l tend to zero. 
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Figure A.3: M a x i m u m queue length for a greedy leaky bucket regulated traff ic 
As shown if figure A.3, the max imum queue length happens at the end of 
the “on" period of the traffic. Let the max imum queue length be B, we have 
B = Ton{P — C) , therefore, 
召 二 兵 ( 尸 - 。 
Hence the max imum delay Wmax is just a scaled version of the max imum 
queue length 
_B_BT[P-C) 
H W - c - ( 户 — 水 
I f we have the delay requirement Wmax < r , then we can calculate the 
capacity requirement 
C > D 召二 、 (A.8) 
一 BT + r ( P - r ) 、 ) 
58 
Appendix A Effective bandwidth and QoS guarantee 
When the capacity requirement A.8 is not satisfied, then the delay require-
ment Wmax < T can not be 100% guaranteed. 
I t has been proved [31] that when the arr iv ing curve is the one as shown in 
the fig A.4, the probabi l i ty of delay exceeds r take the largest number. Where 
the slope of the arrival curve before to is 7^ = 7^ = P and the slope between to 
艺1 艺0 
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Figure A.4: Worst case delay probabi l i ty for a leaky bucket regulated traff ic 
Let W be the random variable of wait ing t ime. I t can be calculated that 
^ ^ 厂 { , 〉 7 } 二 1 — 仏 = 1 — , / ( 二 - 小 
1 ^ V2 {P-C){BT-TT 
Hence, i f the delay constraint is Pr{W > r] < 5, we can calculate the 
capacity required to guarantee the delay constraint 
P r r + P ( ^ - r r ) ( l - ( 5 ) 
� P r ^ - { B T - r r ) { l - 8 ) 
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A.3 Effective bandwidth for multiplexed sources 
When several connections are mult ip lexed to a single queue w i t h certain buffer 
size, the queuing analysis for the bandwidth needed to guarantee the QoS of 
each connections quickly becomes infeasible as the number of mul t ip lexed arr ival 
streams increases. One approach is to use asymptot ic analysis based on the 
large buffer size and small ta i l probabi l i ty [25, 27, 21]. Another method is to use 
service separation by div iding the overall traff ic flows into classes, homogeneous 
in terms of QoS requirements and statistical characteristics, which share the 
bandwidth of a l ink according to some specified policy [7, 40]. Many other 
researches did in the l i terature [3, 11, 28, 46 . 
A.3.1 Gaussian model approach 
One simple technique for evaluating the effective bandwidth of a set of mul-
t iplexed traffics is using Gaussian approximation [21]. First , each connection 
is approximately characterized by its mean cell rate m and standard deviat ion 
of its arrival d ist r ibut ion cr. For Markovian on/off source in Appendix A.2.1, 
the mean cell rate is m and the variance is cr^  = m ( P — m). For leaky bucket 
regulated source in Appendix A.2.2, the mean bi t rate is r and the variance is 
r{P - r)2 + (P 一 r y 
p 
Assume there is a set of traffics j = 1, 2, •. •, N, w i th mean cell rates ruj and 
variance cr|. The Guassian approximation is based on the simpl i fy ing assumption 
that i f the number of sources being mult iplexed, N, is large, to ta l traffic arr iv ing 
to the network node behaves like a Gaussian process w i th mean arrival rate 
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•N 
m = L^_=imj 
and variance 
2 snN 2 
^ = ^J=l^j-
Suppose the effective bandwidth calculated for each ind iv idual connection 
is Cj for j = 1,2, • • • ,N. Then the to ta l bandwidth of the set of mul t ip lexed 
traffics can be estimated by the fol lowing formula 
C = min{m + aa^ HgiCj� 
where 
a ~ y^21n - — ln27T. 
Here e is the desired buffer overflow probabi l i ty for the mul t ip lexed traff ic. 
The first te rm (m + aa) relies on the gaussian approximation for the aggre-
gate traff ic, i t provides a good estimate of the required bandwidth when many 
connections w i t h long burst periods and relatively low ut i l izat ion are mult ip lexed 
on the same network l ink. 
The second term, the linear summation of the effective bandwidths, results in 
substantial lower to ta l capacity compared to the bandwidth requirements obtain 
in the first term, for connections w i th small burst periods [21 . 
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